

In The Claims:**Claims 1-5 and 14-17 (canceled)**

Claim 6 (original) A process for forming a semiconductor packaging substrate, comprising:

forming a laminated circuit having a first surface and a second surface opposite to the first surface, wherein the laminated circuit has a plurality of patterned internal metal layers stacked up, and has a plurality of internal insulation layers each of which is interposed between two adjacent internal metal layers;

forming at least one contact via through the internal metal layers and the internal insulation layers, such that the internal metal layers electrically connect to one another;

forming a first external insulation layer and a second external insulation layer respectively on the first surface and the second surface of the laminated circuit, wherein the first external insulation layer has at least one first opening and the external second insulation layer has at least one second opening;

forming a first via in each of the first opening and a second via in each of the second opening;

forming a first external metal layer on the first external insulation layer and a second external metal layer on the second external insulation layer, wherein the first and second external metal layer are electrically connected to the internal metal layers of the laminated circuit respectively through the first and second vias, and wherein the first external metal layer has a plurality of first externally exposed areas and the second external metal layer has a plurality of second externally exposed areas.

Claim 7. (original) The process of claim 6, wherein the forming the contact via includes mechanically drilling and plating on the laminated circuit.

Claim 8. (original) The process of claim 6, wherein the forming the first and the second vias includes non-mechanically drilling an plating on the first and second external insulation layers, respectively.

Claim 9. (original) The process of claim 7, wherein the non-mechanically drill is selected from a group consisting of photo-via forming, laser ablating and plasma etching.

Claim 10. (original) The process of claim 6, further comprising a step of forming a first solder mask on the first external metal layer to cover the first external insulation layer and expose the first externally exposed areas, after forming the first external metal layer.

Claim 11. (original) the process of claim 6, further comprising a step of forming a second solder mask on the second external metal layer to cover the second external insulation layer and expose the second externally exposed areas, after forming the second external metal layer.

Claim 12. (original) the process of claim 6, wherein the semiconductor packaging substrate is a flip-chip ball grid array packaging substrate.

Claim 13. (original) The process of claim 6, wherein forming the internal metal layers of the laminated circuit includes forming and patterning copper foils.